A novel large input range source-follower based bi-quad filter cell is proposed offering an additional degree of freedom to the position of the poles and zeros. Simulation results of a 4th order fully differential elliptical filter in a 0.13 μm CMOS technology confirm a power consumption of 160 μA @ 1.2 V, an IIP3 of 6.3 dBm and a steepness of 177 db/decade.
Introduction
Modern portable wireless communication devices suffer from limited battery autonomy, while new functionality is unceasingly added. To sustain this evolution, performance and power consumption of the circuits used must improve. Adequate filtering of incoming signals with high selectivity and high linearity increases the receivers' overall dynamic range and loosens linearity requirements of subsequent signal processing blocks, hence, allowing to increase the overall power efficiency. In [1] , the authors present a sourcefollower based Gm-C topology to realize low-power active filters while keeping nonlinearity low (see Fig. 1 .a).
In [2] , the authors modified the topology presented in [1] to increase linearity for large input signals, increasing the dynamic range while maintaining the same lower power consumption (see Fig. 1.c) . The topologies of both [1] and [2] , however, clearly lack the possibility to offer zeros in their transfer functions, hindering implementation of e.g. Chebyshev II and elliptic filter stages. In [3] , two cross-coupled feedthrough capacitors are added to yield those necessary zeros. Though only partly, as when the transconductances of the transistors are kept equal only imaginary zeros occur (see Fig. 1.b) .
As is clear in [3] , the transconductance of the pMOS and nMOS transistors could be used as an additional degree of freedom, though this would affect the noise performance. Furthermore, tuning the transconductance of pMOS and nMOS transistors separately is hard to realize in the improved topology of [2] . This letter proposes a new source-follower based filter architecture with large input range, that offers complex zeros, without relying on transconductance inbalance. Complex zeros are required for bandpass/bandstop filters. 
Proposed bi-quad cell
We propose the topology in Fig. 2 .a. The transfer function of the circuit in Fig. 2 is found by applying Kirchoff's current law on V x and V out , yielding eq. (1), assuming g m = g m,n = g m,p for the transconductances of transistors M 1−4 . It can easily be shown that mathematically either C a , C b or C c could be omitted to obtain the desired zeros. Practically, however, the superfluous degree of freedom allows to find realizable values for the capacitances. Additionally, one could rewire C a , C b and/or C c to be crosscoupled or not, yielding minor changes in the analytical transfer function below, but again increasing the likelihood to find manufacturable capacitance values. In case all crosscoupling can be avoided, the circuit becomes suitable for single-ended operation if desired.
Expressing the coefficients of eq. (1) in terms of conventional 2nd order LTI system parameters and solving for a given value of C a yields the following expressions for the remaining capacitances (with transconductances of transistors M 1−4 equal and denoted by g m , ω n,p the angular resonance frequency of resp. zeros and poles, and Q n,p the quality factor of resp. zeros and poles):
By varying C a over a range of feasible values, the other capacitance values can be determined. If no desirable solution would be found, one can modify the crosscoupling as mentioned earlier and modify the above expressions accordingly. All capacitances should be large enough to limit the influence of parasitic -often strongly non-linear-capacitances.
Results
A two-stage, 4th order elliptical filter was implemented by cascading and correctly dimensioning two stages of the proposed architecture. These filters offer very steep slopes, because of the combination of closely spaced poles and zeros. The zeros are imaginary and complex conjugate. This constraint considerably reduces the complexity of the former equations, as from eq. (1) we obtain C a = C b and in eq. (2)-(5) this corresponds to dropping all terms containing Q n . Initially, the poles of first and second stage are to be at −43.7±j38.2 MHz and −11.2 ± j69.7 MHz respectively, and the zeros at 225 MHz and 102 MHz respectively. For the sake of stability and improved linearity, the circuit was Fig. 2 . Proposed source-follower based filter manually fine-tuned to slightly reduce the Q factors of both stages, limiting peaking in the frequency response of the individual stages. As peaking corresponds to amplification, higher Q factors result in higher voltage swings on internal nodes (for a given input signal strength), which drastically reduces linearity and possibly causes stability issues because of the positive feedback [4] . The new locations of the poles for first stage and second stage are at −29.1 ± j38.2 MHz and −28 ± j104.6 Mhz respectively, the zeros at 225 MHz and 153 MHz respectively. The corresponding component values are listed in Fig. 2.b . Additionally, the mirrors were dimensioned to have a high output impedance to reduce the impact of channel length modulation on the linearity.
The design has been validated by means of simulations in a 0.13 μ CMOS technology, with 1.2 V supply voltage. The filter consumes merely 80 μA (=96 μW) per stage and consists of 2 stages. Cut-off frequency is at 10.4 MHz, the pass-band ripple equals 0.8 dB and 35 dB supression is reached at 20 MHz. The input referred noise is 318.5 μVrms. In a 100 ohm environment, the 1 dB compression point is reached at −1.5 dBm input power, and the input referred IP3 point is estimated around 6.3 dBm for two equally strong tones at 4.7 MHz and 5 MHz respectively. The frequency response and linearity figures are shown in Fig. 2.c-d . Table I compares these results to previously published results. Clearly different trade-offs were made for the 4 filters in the comparison. The particular technology node in which the filters were implemented has little impact on the filter performance, as none of the transistors is given minimum dimensions, as the transistors in de current mirrors need a sufficiently high output impedance and the filter linearity improves by reducing the effect of channel length modulation in the source followers [1] . Power consumption, however, directly influences the noise performance. In [1] , D'Amico shows that noise decreases as the size of the capacitors increases and eq. (1) clearly shows that scaling up all capacitors requires the transconductance to be scaled up by the same factor to obtain the original transfer function, i.e. increasing the current. The cut-off frequency also has an impact on this trade-off as it is proportional to the ratio of the transconductance and the capacitors.
The most notable result, however, is the selectivity. The steepness reported in the table was estimated close to cut-off frequency, where supression is most cricital. The table shows that a low-power filter has been realized with an abrupt frequency response using a single bi-quad cell, while previous work would require far more stages to obtain a similar selectivity. Obviously increasing the number of stages increases power consumption and noise, and impacts linearity. Additionally, limiting the number of stages will reduce the number of capacitors, and the associated die area. This is especially important considering the previously mentioned relation between capacitor size and noise performance.
Conclusion
A true biquad, source-follower based filter with improved large signal linearity is presented. The filter offers 2 complex poles and 2 complex zeros in a single biquad stage, without increasing the power consumption with respect to previous work [1, 2, 3] . A 4th order elliptical filter was designed based on this new topology and simulations were performed to confirm correct
